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Abstract 
Sampath, Sowrirajan. M.S.E., Department of Electrical Engineering, Wright State University, 2007 
FPGA based Hardware Implementation of Advanced Encryption Standard 
 
 
 On October, 2, 2000, The National Institute of Standards and Technology (NIST) 
announced Rijndael as the new Advanced Encryption Standard (AES). The other competing algorithms 
were Mars, RC6, Serpent and Two-fish. The Predecessor to the AES was Data Encryption Standard 
(DES) which is considered to be insecure because of its vulnerability to brute force attacks. DES was a 
standard from 1977 and stayed until the mid 1990’s. However, by the mid 1990s, it was clear that the 
DES’s 56-bit key was no longer big enough to prevent attacks mounted on contemporary computers, 
which were thousands of times more powerful than those available when the DES was standardized.  The 
AES is a 128 bit Symmetric block Cipher.  
 This Thesis provides three different architectures for encrypting/decrypting 128 bit data 
using the AES. The encryption and decryption modules include the Key Expansion module which 
generates Key for all iterations on the fly. The first one is the Basic iterative AES, which reuses the same 
Hardware for all the ten iterations. The second is a one stage sub pipelined AES, which is pipelined, with 
one stage of outer pipelining in the data block. The above two architectures are synthesized and 
implemented in Virtex IV FPGA family of devices. These circuits were also tested and verified using 
CHIPSCOPE pro. The basic iterative AES encryption encodes data at 2.3 Gbps and one stage sub 
pipelined AES encodes at 5.1 Gbps. Extending the one stage to four stages pipelined AES which is the 
third architecture, the efficiency increases to 7.2 Gbps. These architectures are compared with the 
architectures in the Literature. 
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Acronyms, Definitions and Symbols 
This thesis document uses the following set of Acronyms, definitions and Symbols 
AES    Advanced Encryption Standard 
Affine Transformation A mathematical operation of multiplication by a matrix followed by 
addition of a vector 
Array  A group of similar elements 
Bit A binary value consisting of 1 or 0 
Block Sequence of bits or array of bytes whose length is determined by the 
number of bits or bytes 
Byte An array of 8 bits 
Cipher Set of well defined steps to transform data from plain text to cipher text 
Cipher Key The secret key which is the password to encrypt the data. It also 
generates the set of keys for different iterations. 
Cipher text The result of a cipher or input to inverse cipher 
DES Data Encryption Standard 
GF (p) Finite field or Galois field over p which contains all the elements from 0 
to (p-1) 
Gbps Giga bits per second 
FPGA Field programmable gate array
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Plain text Input to the cipher 
Rijndael  Cryptographic algorithm specified in AES 
Round Key The Key generated from Key Expansion 
State  Intermediate results of a cipher which are stored as a block which is an 
array of bytes or bits 
S-box A non linear substitution table used for byte substitution in the Cipher 
and Key Expansion 
Word  An array of 4 Bytes or an array of 32 Bits 
Nb Number of columns consisting of 32 bits which comprises a State. Nb =4 
for this document 
Nk Number of columns consisting of 32 bits of Cipher Key.  Nk = 4 for this 
Document as this deals with only 128 bit key 
Nr Number of rounds which are 10 for this document 
XOR Exclusive or operations 
⊕    Exclusive or Operations 
⊗    Multiplication of two polynomials (each with degree < 4)  
modulo- x
4
 + 1 
•     Finite field multiplication 
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I. Introduction 
Encryption is the translation of data to a secret code. Apart from its uses in Military and 
Government to facilitate secret communication, Encryption is used in protecting many kinds of civilian 
systems such as Internet e-commerce, Mobile networks, automatic teller machine transactions, copy 
protection (especially protection against reverse Engineering and Software piracy), and many more. The 
Encrypted data can only be deciphered if one has the password or the Key. The Encryption algorithm is a 
set of well defined steps to transform data from a readable format to an encoded format using the Key. 
This set of well defined steps is also called cipher. An encryption algorithm provides Confidentiality, 
Authentication, Integrity and Non-repudiation. Confidentiality ensures that the information is accessible 
to only authorized set of people [16].  Authentication is the act of establishing that the algorithm is 
genuine. Integrity in general means completeness but in encryption it is adhering to some set of 
principles. It is based on consistency with some mathematical proof. Non- repudiation in cryptology 
means that it can be verified that the sender and the recipient were, in fact, the parties who claimed to 
send or receive the message, respectively. 
Encryption algorithms are broadly classified as Symmetric or Asymmetric algorithms based on 
the kind of Keys used [15]. The encryptions accomplished using the above kinds of ciphers are also called 
as private key encryption and public key encryption respectively. Symmetric algorithms have one key. 
The key needs to be private or secret to maintain confidentiality. So both the sender who encrypts the 
information and the receiver who decrypts the information needs to have the same key. Asymmetric 
algorithms have two keys. One is the public key and the other is the private key. The data is encrypted by 
using the public key and is decrypted by the receiver using the private key. Asymmetric algorithms are 
computationally more intensive as compared to the Symmetric algorithms [16]. There are still disputes 
over which kind of algorithm is more secure but Symmetric Ciphers are always preferred over 
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Asymmetric Ciphers for speed and simplicity [16]. Advanced Encryption Standard, based on the Rijndael 
algorithm is one such Symmetric algorithm for Encryption. 
This thesis document describes a FPGA based Hardware Implementation of the Advanced 
Encryption Standard (AES). The AES also known as the Rijndael algorithm was selected as a Standard on 
October 2, 2000, by National Institute of Standards and Technology (NIST) [1]. This AES algorithm was 
developed by two Belgian scientists Vincent Rijmen[2] and Joan Daemen, whose surnames are reflected 
in the cipher's name. The other competing algorithms were Mars, RC6, Serpent and Two-fish [12]. The 
Predecessor to the AES was Data Encryption Standard (DES) which is considered to be insecure because 
of its vulnerability to brute force attacks. DES was a standard from 1977 and stayed until the mid 1990’s. 
However, by the mid 1990’s, it was clear that the DES’s 56-bit key was no longer big enough to prevent 
attacks mounted on contemporary computers, which were thousands of times more powerful than those 
available when the DES was standardized.  
This Document provides three different architectures for encrypting/decrypting the data using 
AES which can be used for variety of applications. All the three architectures have the same set of inputs 
and all of them include the Key expansion module. This Key expansion module generates the key at 
runtime unlike other architectures which store the expanded key in the RAM or ROM [5].  The three 
different architectures vary in the size, physical hardware that they use and also the speed at which they 
work. The first of the three is the basic iterative kind of architecture where we try to reuse the same 
hardware for all the ten iterations which compose the heart of the algorithm. The supporting modules, like 
fetching the inputs and delivering the outputs, work in conjunction with each other, and thereby harness 
the concept of parallelism. This architecture gives an efficiency of 2.3 Gbps in a Virtex IV family of 
FPGA. In the second architecture, one stage Sub pipelined AES, we double the hardware used for the data 
core thereby doubling the efficiency at the cost of hardware. This architecture is a sub-pipelined 
architecture with just one stage of pipe ling. The throughput of this architecture is 5.14 Gbps. The third 
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one, four stage Pipelined AES, is a further extension of the second architecture where the number of 
pipelined stages is increased to four and thereby increasing the efficiency to nearly five times to that of 
the first and about twice that of the second. This comes at the cost of about two times the hardware of the 
second architecture. This is fastest of the three and has a throughput of about 7.2 Gbps. 
The Implementation of AES in the literature is based on 2 basic approaches, the iterative 
approach [3], [4], [9], [10] and the loop unrolling approach [5], [6], [7], [8]. The approach adopted in this 
document is iterative kind of approach. The throughput of iterative implementations implemented in this 
document is in par or better than the previous implementation [9], [4], [10]. It is slower as compared to 
the High end Loop unrolled approaches [5], [6]. The loop unrolling approach is further categorized on the 
basis of the pipe-ling as the outer pipelining and the inner pipelining.  The One stage sub pipelined 
architecture is implemented based on a combination of Iterative approach and Outer pipe-ling. This 
ensures that iteration does not take more than one clock cycle. The initial latency in these architectures is 
less than the architectures which implement inner pipelining but inner pipe-ling architectures operate at a 
higher system clk which might in turn boost the throughput of the design if completely pipelined. The 
architectures in the literature are compared with the architectures mentioned in this document [table 20]. 
The first chapter of this document introduces the basic terminologies used in Encryption. It provides 
the reader with the necessary background information about AES. The Second Chapter explains the Basic 
operation on which the AES transforms are based. Following the Basic mathematics is the explanation of 
the algorithm which is nicely put forth with the help of pseudo code and flowcharts.  Chapter IV describes 
the implementation of the algorithm in detail using the iterative approach. Chapter four concludes with 
the idea of a fully pipelined design which is a future construct. Chapter VI deals with the various testing 
strategies employed and the comparison of similar architectures with the architecture presented in the 
document.  
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II. BASIC MATHEMATICS FOR AES 
The byte value in AES [1] is represented as a set of bits (0 or 1) and is represented as the 
collection of bits separated by comma as {b7, b6, b5, b4, b3, b2, b1, b0}. These bytes are interpreted as finite 
field elements using polynomial representation as  
b7x
7
 + b6x
6
+ b5x
5
+ b4x
4
 + b3x
3
+ b2x
2
+ b1x+ b0   …………………………………………………(1) 
All the operations performed in AES are modulo-2 operations. These Operations are not as the same 
operations used in general Number System. The basic operations on which the entire math of the AES 
algorithm is based are Addition, Multiplication. These operations are explained in the subsequent 
subsections.  
1. Addition 
In modulo-2 additions, two elements are added by adding the coefficients of the corresponding powers in 
the polynomial. The addition operation here is the XOR operation denoted by⊕. Subtraction of the 
polynomials is exactly the same as addition. Addition of 2 bytes {a7a6a5a4a3a2a1a0} and 
{b7b6b5b4b3b2b1b0} is {c7c6c5c4c3c2c1c0} where each ci =ai ⊕ bi. For example  
if A = (179)10 and B = (90)10   then 
 A+B= (179)10  ⊕  (90)10   = (233)10     
 A-B= (233)10.  
This can be represented in different forms as shown below 
( x
7
 + x
5
 + x
4
 + x + 1) ⊕ ( x
6
 + x
4
+ x
3
+ x) = x
7
 + x
6
 + x
5
 + x
3
+ 1 ………………. Polynomial notation 
{10110011} ⊕ {01011010} = {11101001}…………………………………… Binary notation 
{B3} ⊕ {5A} = {E9}……………………………………………………………. Hexadecimal notation 
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2. Multiplication 
Multiplication denoted by • is the multiplication of the polynomial over an irreducible polynomial of 
degree 8[1]. A polynomial is irreducible, if the only divisors of the irreducible polynomial are one and the 
number itself. The irreducible polynomial is referred to as a Prime Number in Mathematics. For the AES 
algorithm this irreducible polynomial is  
       m(x) = x
8
 + x
4
+ x
3
+ x+1………………………………………………..(2) 
Equation (2) can be also be written as {1_00011011}2 or {01_1b}h in binary and Hexadecimal format 
respectively. 
For example {72} •  {18} = {dc} 
 (x
6
 + x
5
 + x
4
 + x) (x
4 
+ x
3
) =  x
10
 + x
9
 + x
8
 + x
5
 + 
      x 
9
+ x
8
 + x
7
 + x
4
 
     = x
10
 + x
7
 + x
5
 + x
4
 
 x
10
 + x
7
 + x
5
 + x
4
 modulo  (x
8
 + x
4
+ x
3
+ x+1) 
     = x
7
 + x
6 
+x
4
 + x
3
 + x
2
 
The modular multiplication over the polynomial m(x) ensures that the resultant product of all 
multiplication has the degree less than eight and can be represented by a byte. Unlike the addition the 
multiplication cannot be comprehended by a single operation. 
3. Polynomials with coefficients in GF (2
8
) 
Four term polynomial are polynomial whose coefficients are finite field elements like  
  a(x) = a3x
3
+ a2x
2
 +a1x + a0…………………………………………………………….  (3) 
Where [a3, a2, a1, a0] will form a word. The coefficients of these polynomial i.e. a3, a2, a1, a0 are valid bytes 
in the Finite field. The addition of such polynomials is similar to that of our bit addition. To illustrate that 
let  
  b(x) = b3x
3
+ b2x
2
 +b1x + b0 …………………………………………………………….  (4)  
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be the second four term polynomial. Addition is done by adding the coefficients of polynomial with like 
powers of x. This addition is the XOR operation between the corresponding BYTES in each polynomial.  
Thus a(x) + b(x) = (a3 ⊕  b3) x
3
 + (a2 ⊕  b2) x
2
 + (a1 ⊕ b1) x + (a0 ⊕  b0)   
similarly a(x) ⊗ b(x)  = (a3x
3
+ a2 x
2
 + a1 x+ a0) ⊗ (b3 x
3
 + b2 x
2
 + b1 x
1
 + b0) 
         = a3b3 x
6
 + (a3 b2 ⊕ a2 b3) x
5
 + (a3 b1 ⊕ a2 b2 ⊕ a1 b3) x
4
    
     + (a3 b0 ⊕ a2 b1 ⊕ b2 a1 ⊕ b3 a0) x
3
 + 
     (a2 b0 ⊕ a1 b1 ⊕ b2 a0) x
2
 + (a1 b0 ⊕ b1 a0) x + a0 b0  
the resultant is divided by the irreducible polynomial of degree 4. The polynomial is x
4
+ 1. 
Hence the resultant product is  
  c(x) = a(x) ⊗ b(x) modulo x
4
+ 1 
   = (a3 b0 ⊕ a2 b1 ⊕ b2 a1 ⊕ b3 a0) x
3
+ 
                                   (a2 b0 ⊕ a1 b1 ⊕ b2 a0 ⊕ a3b3   ) x
2
 + 
    (a1 b0 ⊕ b1 a0 ⊕ a3 b2 ⊕ a2 b3) x + 
    (a0 b0 ⊕ a3 b1 ⊕ a2 b2 ⊕ a1 b3) 
When a(x) is fixed the same operation can be written in matrix form as: 
      d0  a0 a3 a2 a1 b0 
   d1 =     a1 a0 a3 a2 b1 
  d2  a2 a1 a0 a3 b2 
  d3  a3 a2 a1 a0 b3 
As x
4
 +1 is not an irreducible polynomial over GF (2
8
), hence this multiplication is not invertible. But the 
AES Algorithm specifies a fixed four term polynomial that has an inverse  
  a(x) = {03} x
3
+ {01} x
2
 + {01} x + {02}…………………………….. (5) 
  a
-1
(x) = {0b} x
3
+ {0d} x
2
 + {09} x + {0e}…………………………….. (6) 
The above polynomial is used in the COLUMN mixing for Encryption and the inverse polynomial is used 
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in INVERSE COLUMN mixing for Decryption. Another polynomial used in the algorithm is  
  r(x) = {01} x
3
+ {00} x
2
 + {00} x + {00} ……………………………(7)     
The polynomial r(x) is used in one of the steps in the AES algorithm which transforms a word like 
[b0,b1,b2,b3] to [b1, b2, b3, b0]. 
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III. AES ENCRYPTION ALGORITHM 
The AES algorithm operates on 128 bits of data and generates 128 bits of output. The length of 
the key used to encrypt this input data can be 128, 192 or 256 bits [1]. This document will deal with only 
the 128 bits of key. As this is private key cipher it uses just one key of 128 bits which is used both for 
Encryption and Decryption. Nb which defines the number of columns of 32 bits is Nb =128/32 =4. 
Similarly Nk which defines the number of columns of 32 bits of key is, Nk = 128/32= 4. For key length of 
192 and 256 the values of Nk will be 192/32= 6 and 256/32= 8 respectively. The number of rounds Nr =10 
when Nk= 4 and changes to 12 and 14 for Nk =6 and Nk =8. As we will deal with the key length of 128 bits 
i.e. Nk = 4, Nr   will be ten. The AES algorithm basically consists of four byte oriented transformation. 
These transformations are: 
a) Byte substitution using s box table(S-box) 
b) Shifting rows of the state array using different offsets(Row transformation)  
c) Mixing the data within each column of the state array.(Mixing columns) 
d) Adding a round key to the state.(Add round key) 
The set of these four transformations is also called as a round transformation [1]. So the pseudo code for 
round transformation is: 
  State Round Transformation (State, round key) 
{ 
 S-box; 
 Row shifting; 
Column mixing; 
Add round key; 
} 
 
Round Transformation is a set of operations which consists of the four transformations. It accepts the 
current State and the current key as the inputs and returns a State. Each one of the iteration consists of 
these steps with the exception of first and the last iterations. The first iteration only consists of the Add 
round key. The 128 bits key is added to the 128 bits of data which results in 128 bits of state is used for 
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the next iteration. The last iteration is more or less similar to the other iterations except it does not have 
the Column mixing. The Add round key adds the key to the already processed data. The last iteration can 
be described in pseudo notation as 
    State Final Round (State, round key) 
{ 
 S-box; 
 Row shifting; 
Add round key; 
} 
 
 
Different keys are generated for all the iterations by the Key Expansion module. The Key 
Expansion module accepts the Initial key and generates a new key for all rounds. The Key Expansion 
generates in all Nk(Nr +1) words of key. Each iteration of the Nr iterations use Nk words of Key. Let W[i] 
denote the word of 32 bits, where ‘i’ ranges from 1 to Nk (Nr + 1) (0 < i < Nk (Nr + 1)). The important 
functions inside this Key Expansion blocks are Sub-box, Rotword and Xor. Apart from the key, the key 
schedule has one more input called as the rcon[i]. The rcon is 4 byte value represented as [{x
i-1
}, {00}, 
{00}, {00}]. The value of x is {02}. ‘i’ indicates the iteration number and starts from 1. {x
i-1
} is a valid 
value in the field G.F (2
8
).The Sub-box takes a Word input and applies the S-box transformation on each 
byte. The Rotword accepts an input like [a0, a1, a2, a3] and converts it to [a1, a2, a3, a0]. All of these 
transformations are based on the fundamental addition and multiplication described in chapter II. 
The first Nk bytes of the key are filled by the initial Cipher key. Every following word, W[i], is the 
Xor of the previous byte and the word Nk positions earlier, W[i- Nk ]. For words in position which are 
multiples of Nk, a set of transformation is applied toW[i-1] before the Xor. W[i-1] is initially Xor-ed with 
the rcon[i]. Then it is run through the Sub-box and Rotword before being xored with W[i- Nk ]. The Sub-
box and Rotword transformation can be interchanged in the order in which they are applied. The Key 
Expansion changes a little bit for 196 and 256 bit key which is not discussed as it is out of the scope of 
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this document. Figure 1 explains the Key Expansion module in a flowchart.  The Flowchart is followed by 
the pseudo code for the Key expansion which summarizes the Key scheduling for AES. 
 
    Figure 1: Key Expansion 
 
Key Expansion(byte key[4* Nk ], word w[Nb* ( Nr +1)], Nk ) 
{ 
     Word temp 
     i=0 
     while(i <Nk) 
            begin 
       w[i]=to_word(key[4*i], key[4*i+1], key[4*i+2], key[4*i+3]) 
               increment i 
 end 
     i= Nk 
     while (I < Nb* ( Nr +1)) 
begin 
     temp=w[i-1] 
      if (i mod Nk ==0) 
       begin 
         temp=Sub-box(Rotword(temp)) Xor rcon[i/ Nk]        
        end 
 w[i]= w[i- Nk ] xor temp 
increment i 
No 
W[i+1] 
{xi-1}, {00}, {00}, 00} 
Sub Box 
a1       a2          a3       a0 
W[i+1] 
yes 
If imod4=0      a0       a1        a2      a3 W[i] 
W[i-4] 
13 
 
end 
} 
 
The Key Expansion uses some helper functions like to_word which concatenates four 8 bit words to 
generate 32 bits of word, w[i]. The rcon[i] is also an input which can be given as an input or kept as a 
global variable and used inside the Key expansion module.  
Using the above mentioned modules and the pseudo functions, the complete algorithm can be described 
by the following pseudo code: 
      State AES (State, KEY) 
{ 
 Key Expansion; 
 Add round key; 
 Loop Nr  -1 times: 
  Round transformation; 
 Final round; 
} 
 
 
The inputs for the AES algorithm are essentially the starting key and the Data. Thereafter the 
corresponding keys are generated by the Key expansion module described above. At the end of each 
iteration a State is generated which is the input for the next round transformation. The transformations 
used in all of the following operations are irreversible. The S-box has an equivalent Inverse S-box, so 
does the row transformation and Column mixing. The inverse transform are used in the Inverse cipher to 
extract the original plain text from the Cipher text. The column mixing uses a matrix multiplication in the 
G.F field (2
8
).The inverse column mixing is again a matrix multiplication but here the matrix used is 
multiplicative inverse of the matrix used in the column mixing over the G.F field (2
8
). Add round key is 
the Xor operation which is the reverse of itself. So the decryption module includes the reverse of all the 
operations used in the Encryption. 
The AES algorithm can also be described by the flow chart shown below: 
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Figure 2:  AES Algorithm Flowchart 
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IV. Building Blocks and Implementation 
The Encryption module is partitioned into the following main blocks. 
• Input block 
• Data block 
• Key Expansion Block 
• PLSHR(Parallel load shift register) 
• Control unit 
As the input and Output are 128 bits wide which is too big, the input is read in four chunks of 32 bits and 
outputs the encrypted data in four chunks of 32 bits. The data block essentially consists of four operations 
as described in the Round transformation. The key Expansion block is responsible for generating the key. 
The block diagram along with the Pin configuration of the Hardware implementation of AES looks like 
this: 
      rst                
   done 
DataIn 
           Dataout 
   clk 
Key in 
 
 
  
Figure 3: AES Architecture  
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32 
CONTROL 
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Data block 
PLSHR 
Input 
Block 
 
   Key expansion 
128 
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Pin No of Bits Type of pin Operation 
Clk 1 Input 
This for the 
synchronization. 
Rst 1 Input 
This to initialize the 
blocks. 
Datain 32 Input 
This data, which is the 
data to be encrypted. 
Data  Encrypted 1 Output 
This indicates that the 
data is encrypted. 
Data out 32 Output 
It is the encrypted 
data. 
Keyin 32 Input 
The key by which the 
data is encrypted 
             
    Table 1: Pin configuration  
1. Input Block: 
The input block accumulates the 128 bits data which constitute the input to the AES. This accumulated 
data is further sent to the data-block for encryption. It consists of four 32 bit registers which loads the 32 
bits of data in each cycle. The loading is enabled by the signals from the data control block which is the 
controller block. 
2. Data block: 
The four important transformation that constitute the data block are  
i. Byte substitution using s box table(S-box) 
ii. Shifting rows of the state array using different offsets(Row transformation)  
iii. Mixing the data within each column of the state array.(Mixing columns) 
iv. Adding a round key to the state.(Add round key) 
i. S-box: S- box or the Sub bytes transformation is the only non linear transformation [1].S- 
box transformation mainly consists of two sub steps     
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          a) Multiplicative inverse of each and every byte over the irreducible polynomial. (x8 + x4+ x3+ 
x+1) 
               b) Then apply affine transformation, which is defined by 
d`0  1 0 0 0 1 1 1 1 d0  1 
d`1  1 1 0 0 0 1 1 1 d1  1 
d`2  1 1 1 0 0 0 1 1 d2  0 
d`3        = 1 1 1 1 0 0 0 1 d3   + 0 
d`4  1 1 1 1 1 0 0 0 d4     0 
d`5  0 1 1 1 1 1 0 0 d5  1 
d`6  0 0 1 1 1 1 1 0 d6  1 
d`7  0 0 0 1 1 1 1 1 d7  0 
 The above expression is the mathematical equivalent of S-box. This can be implemented 
in hardware by a decoder followed by a t-box followed by the encoder. The Sub box transformation is 
explained by the diagram in Figure 4. The t- box can be summarized as a table which has an equivalent 
byte for all bytes from 0 to 256. This in Hardware is implemented as a memory block. Table 2 shows the 
tabular representation of the S-box. As an iterative approach of design is adopted we ensure that the entire 
round transformation takes place in one cycle. A pipelined S-box can help in higher throughput as S- box 
constitutes the bulk of the logic used in AES.  
 
         
  256            
 
 
 
Figure 4: S-box Implementation 
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t-box 
8 bits 
8 bits 
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  0 1 2 3 4 5 6 7 8 9 a b c d e f 
0 63  7c  77 7b  f2  6b  6f  C5 30 01 67  2b  fe  d7  ab  76 
1 ca  82 c9  7d  fa 59 47 F0  ad  d4  a2  af  9c  a4  72 c0 
2 b7  fd  93 26 36 3f  f7  cc 34 a5  e5  f1  71 d8 31 15 
3 04 c7  23 c3  18 96 05 9a 07 12 80 e2  eb 27 b2  75 
4 09 83 2c  1a  1b  6e  5a  A0  52 3b  d6  b3  29 e3  2f  84 
5 53 d1  00 ed  20 fc  b1  5b  6a  cb  be  39 4a  4c  58 cf 
6 d0  ef  aa  fb  43 4d 33 85 45 f9  02 7f  50 3c  9f  a8 
7 51 a3  40 8f  92 9d  38  F5  bc  b6  da  21 10 ff  f3  d2 
8 cd  0c  13 ec  5f  97 44 17 c4  a7  7e  3d  64 5d  19 73 
9 60 81 4f  dc  22 2a  90 88 46 ee  b8  14 de  5e  0b  db 
a e0  32 3a  0a  49 06 24 5c  c2  d3  ac 62 91 95 e4 79 
b e7  c8  37  6d  8d  d5  4e  A9  6c  56 f4  ea  65 7a  ae 08 
c ba  78 25 2e  1c  a6  b4  C6  e8  dd  74  1f  4b  bd  8b  8a 
d 70 3e  b5  66 48 03 f6  0e  61 35 57 b9  86 c1  1d  9e 
e e1  f8  98 11 69 d9  8e  94 9b  1e  87 e9  ce  55 28 df 
f 8c  a1  89 0d  bf  e6 42 68 41 99 2d  0f  b0  54 bb  16 
 
Table 2: S-box 
 
ii. Row transformation: Row transformation essentially consists of shifting the bytes in the 
row. The bytes in the last three rows are shifted by one, two and three bytes to the left respectively i.e. the 
row [0] is left untouched, the row [1] is shifted by One row [2] is shifted by two and row [3] by three. 
This is shown in figure 5. 
 
 
 
 
 
 
 
 
 
Figure 5: Row Transformation 
d15 d11 d7 d3 
d14 d10 d6 d2 
d13 d9 d5 d1 
d12 d8 d4 d0 
d15 d11 d7 d3 
d10 d6 d2 d14 
d5 d1 d13 d9 
d8 d4 d0 d12 
A        B         C      D 
Row Shift 
A`        B`      C`    D` 
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iii. Column Mixing:  This operates on four bytes or a word at a time unlike other operations 
which operate on a byte. Here each column is multiplied by a polynomial shown in equation (5). The 
multiplication follows the basic mathematics described in Chapter II; section 3.The expansion of this 
matrix is entirely based on the multiplication of polynomial coefficient in G.F (2
8
). The multiplication by 
01 is the same byte itself. Multiplication by 02 can be implemented by a left shift with modulo of the 
irreducible polynomial. Multiplication with 03 is the XOR sum of the result from multiplication by 02 and 
the Byte. The Column mix can be shown by the matrix multiplication shown below  
d(x) =( @A{03} + {01} + {01} + {02}) ⊗ b(x) ……………………………………..(8) 
 
      d0  02 03 01 01  b0 
  d1 = 01 02 03 01  b1 
  d2  01 01 02 03  b2 
  d3  03 01 01 02  b3 
 
iv. Add Round Key: This operation is the xor of 128 bits of data with the 128 bits of key 
resulting in a 128 bit output State. 
The above transformation constitutes the Rijndael algorithm which is implemented in the data block. 
The data block has three different architectures to suit the targeted application and FPGA. The three kinds 
or mode of this design are  
• Basic iterative architecture 
• One stage Sub-pipelined architecture 
• Four stage pipelined architecture 
The basis for this categorization of architecture is the size and the throughput of the design with the 
“Basic iterative design” being the slowest and smallest and the “Four stage Pipelined” being the Biggest 
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and the fastest of the three. The levels of pipeline are with respect to the number of registers in the data 
block only. Along with pipeline the blocks works in parallel so as to increase the throughput of the circuit. 
Figure 6 describes the Data Block Pictorially.  
 
 
 
 
 
 
 
 
 
 
 
3. Key-Expansion: 
The algorithm goes through ten iterations and each of them is supplied the Key generated from 
this block. This Block also gets a 32 bit input from the state machine which is called the Rcon along with 
the 32 bits of Key from the user. The Rcon is right shifted by a bit after all iterations. It is made sure that 
the key is always a Byte value over the polynomial x
8
 + x
4
+ x
3
+ x+1. This block works in conjunction 
with the Data-Block to generate ten States of data and finally the 128 bits of Output or the Cipher text. As 
 
Figure 6: Data block  
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sd15 sd11 sd7 sd3 
sd6 sd2 sd14 sd10 
sd13 sd9 sd5 sd1 
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d12 d8 d4 d0 
sd15 sd11 sd7 sd3 
sd10 sd6 sd2 sd14 
sd5 sd1 sd13 sd9 
sd0 sd12 sd8 sd4 
dcontrol[1] 
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this block is analogous to the Data-block in timing hence this also has the three different modes of 
operation as the Data-block. The Key Expansion Blocks also changes according to the Architecture of the 
Data Block. 
 
 
 
 
 
 
 
 
 
 
 
4. Output Block: 
Output Block consists of a Parallel Load Right Shift register. It loads 128 bits of data and right 
shifts 32 bits of data on each clock cycle. This loads the Encrypted data from the Data-Block and outputs 
the Encrypted data in chunks of 32 bits. It outputs the Encrypted data for four clock cycles. The Input 
Block and the Output Block remain the same irrespective of the architecture. 
128 
32 32 
32 
32 
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+ 
+ 
+ 
mux 
128 
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127-96            95-64                  63-32               31-0  
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clk 
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32 bit reg 32 bit reg 32 bit reg 32 bit reg 
 Dcontrol[5] Dcontrol[4]  
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32 32 32 32 
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Figure 7: Key Expansion  
Dcontrol[6] 
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Dcontrol[3] 
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5. Control Unit: 
The Control Unit essentially consists of a state machine which generates the control signals necessary 
to control the four blocks, namely Input block, Data block, Key Expansion and the Output block. The 
state machines differ for the three architectures. Apart from generating the control signals it also generates 
few other inputs necessary for the Key expansion Blocks.  
All the above units remain as the basic components of the Design. The blocks that change in 
different architectures are the depth of pipelining in the Data block and correspondingly the changes in 
the Key Expansion and the Control unit.    
6. Basic Iterative AES: 
Basic Iterative AES design is 32 bit architecture. In the AES algorithm the data is processed in 
almost the same way for ten iterations except the last iteration. The same set of hardware is reused for all 
the ten iterations. This architecture is entirely based on the iterative approach of design for encryption 
algorithms. The feature of this design is that it also has a Key expansion module within the design unlike 
most of the designs [13]. The key expansion block generates the key required for the corresponding 
iteration on the fly. This design harnesses the parallelism in the AES algorithm and increases the 
throughput of the design. 
The Basic Iterative AES mainly constitutes of five basic blocks as described in the previous 5 sub 
sections.. The Input Block accumulates 128 bits in chunks of 32 bits in each cycle thereby taking four 
cycles to accumulate the data. Once it has accumulated 128 bits of data, the data is sent to the next block 
which is the Data block. The data block accepts the 128 bits data from the Input block, 128 bits of Key 
which is generated by the Key Expansion block and a few control signals from the control block and 
generates 128 bits of Intermediate Output called as State. Each iteration takes one cycle. This process is 
repeated ten times and the Encrypted data is then loaded into the Output Block. The Output block is 
essentially a Parallel load right shift register. After the ten cycles of processing in the data block the 
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Output block generates the 32 bit of output in each cycle. The output is 128 bits wide so it takes four 
cycles for the output block to send out the entire encrypted data. To elaborate the architecture, a more 
detailed diagram of the basic iterative AES with no pipelining in the Data-Block is shown in the diagram 
below. 
 
 
 
 
 
Figure 8: Basic Iterative Architecture 
 
The circuit has an initial latency of about 14 cycles and the Output is generated after every ten cycles. As 
the Input Block fetches the next set of data, when the seventh iteration is being processed, we save four 
cycles for the forth coming set of data after the first set. Similarly, after the Encryption of data the Output 
Block and the data block work in Conjunction and thereby not wasting the Cycles to output data. This 
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Process of the different blocks working in Conjunction is referred to as parallel processing. The table 3 
below shows the timing diagram and the blocks active from the first cycle. The first four cycles indicate 
the input fetching stage followed by ten states which are the stages of the Data block. Finally the textured 
cycles indicate the output states. The Key expansion works in the similar fashion except it outputs the key 
to the data block. 
 1 2 3 4 5 6 7 8 9 
1
0 
1
1 
1
2 
1
3 
1
4 
1
5 
1
6 
1
7 
1
8 
1
9 
2
0 
2
1 
2
2 
2
3 
2
4 
2
5 
2
6 
2
7 
2
8 
2
9 
3
0 
3
1 
3
2 
3
3 
3
4 
3
5 
3
6 
3
7 
3
8 
3
9 
4
0 
1                                                            
2                                                                       
3                                                                                 
4                                                                                 
Legends   
 Input block  
 Data block 
 Output block 
Table 3: Timing diagram for basic iterative architecture 
 
 
The control unit is a state machine with 19 states. As it is evident from the above table that the complete 
encoding of the data takes about 14 cycles and the last four cycles, it sends out the encoded data in chunks 
of 32 bits. The control unit generates the control signals required for the architecture shown in Figure 6. 
In all the control unit generates one, seven bit control signal and one 32 bit input which is rcon[i] for the 
Key Expansion. The state diagram and the control word are shown in Figure 7 and Table 3.  
25 
 
States  Datacontrol(Outputs of the State machines )  
S0  Reset stage 0  
S1 010_0000(32 bits MSB d127-d96) 
S2  001_0000 (32 bits MSB d95-d64) 
S3 000_1000 (32 bits MSB d63-d32) 
S4 000_0100 (32 bits MSB d31-d0) 
S5 100_0000 (xor) 
S6 000_0000 (1st iteration) 
S7 000_0000 (2nd iteration) 
S8 000_0000 (3rd iteration) 
S9 000_0000 (4th iteration) 
S10 000_0000 (5thiteration) 
S11  000_0000 (6th iteration) 
S12 010_0000 (7thiteration) (32 bits MSB d127-d96) 
S13 001_0000 (8thiteration) (32 bits MSB d95-d64) 
S14 000_1000 (9th iteration) (32 bits MSB d63-d32) 
S15 000_0111 (10th iteration)(32 bits o/p MSB O127-O96) (32 bits MSB d31-d0) 
S16 100_0001(xor)(32 bits o/p MSB O95-O64) 
S17 000_0001 (32 bits o/p MSB O63-O32)(1st itertaion) 
S18 000_0001 (32 bits o/p MSB O31-O0)(2nd itertaion) 
 
 
Table 4: Control words for Basic iterative Design 
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Figure 9: State machine for Basic iterative design 
 
The efficiency of the design is defined in terms of the device utilization and the through put of the 
Design. The device utilization in terms of FPGA indicates the number of gates the circuit occupies. In 
Xilinx FPGA’s it refers to the number Slices or Configurable Logic blocks (CLB) the circuit occupies. 
Through put is the effective bit rate at which the processing is done in this case the speed of encoding 
data. The through put of the Design is defined as the number of bits that can be encoded by the module in 
a second. Considering that the frequency at which the circuit can be operated as ‘x’ HZ and it takes ‘y’ 
such cycles to encode ‘z’ bits of data then the through put is defined to be   
Through put = x /y * z bps………………………………………………………………. (8)  
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Table 3 shows the maximum operable frequency and the utilization of the design in a few selected family 
of Xilinx FPGA’s.  
FPGA Utilization (Slices) Frequency(MHz) Throughput(Gbps) 
Virtex xcv800-6 2786  66.278 0.771234909 
Virtex xcv 300e-8 2711  85.697 0.997201455 
Virtex E xcv 812e-
8 
2834   83 0.965818182 
Virtex II xc2v2000-
5 
2591  130.685 1.520698182 
VirtexII pro 
xc2vp20-7 
2548  194.95 2.268509091 
Virtex IV 
xcv4sx35-12ff668 
2587  198.969 2.315275636 
 
Table 5: Post Synthesis details of basic iterative Design 
 
Table 5 shows the post place route details of basic iterative design in the same FPGA family mentioned 
above. It is seen that after Place and Route the Utilization increases and the operable frequency and 
throughput decreases. 
FPGA Utilization (Slices) Frequency (MHz) 
Throughput 
(Gbps) 
Virtex xcv800-6 3165  58.82 0.684450909 
Virtex 300e-8 3070  77 0.896 
Virtex E xcv 812e-
8 
3267   69 0.802909091 
Virtex II 
xc2v2000-5 
3723  105 1.221818182 
VirtexII pro 
xc2vp20-7 
3867  133.33 1.551476364 
Virtex IV 
xcv4sx35-12ff668 
3701  178.298 1.939397978 
 
Table 6: Post Place and Route details of basic iterative Design 
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7. One Stage Sub- pipelined AES 
One stage Sub-pipelined AES, is an improvement of the basic iterative architecture with respect 
to speed. Basic iterative architecture implements sub pipelines amongst various blocks, whereas, one 
stage Sub pipelined architecture implements sub-pipelines amongst the blocks as well as within the Data 
block. It has just one stage of pipeline within the Data block. The data block is replicated once. In the 
Basic iterative AES, the entire ten iterations were done with one data block. In One stage the same work 
load is shared by two data blocks. The hardware used in the Data block is just less than twice the 
hardware used in Basic iterative design. But this also increases the throughput by about twice as that of 
the Basic iterative architecture.  
This is also based on the five basic blocks with a few changes in the Data block, Key Expansion 
and Control unit. The details of which are mentioned in the subsequent sections. The Architecture is 
similar to the earlier one except a set of registers being introduced in the data path. This set of registers 
acts as a stage of pipelining. The pipelining is not an even pipelining.  The ten iterations are divided into 
five for each of the Data blocks. The key Expansion also grows in size and now it generates three set of 
keys for all iterations. Two of which are used by the two Data blocks and one of them is used for the 
initial XOR operation which happens at the first clock cycle, of a set of every five cycles. The input block 
and the output block are exactly the same as these fetch and dispatch 128 bits of data in chunks of 32 
respectively. The latency of this circuit remains the same, which is 14 cycles, but thereafter the output is 
generated after every five cycles. Out of these five cycles four are used in aligning the output and 
dispatching them to the output port. So effectively the end user has to wait for just one clock period unlike 
the Basic iterative architecture where the end user had to wait for about seven cycles before the next set of 
encoded data. So this architecture effectively saves six cycles per 128 bits of data as compared to the 
basic iterative AES. This architecture also operates on a minimum of 32 bits of data. The Keys are 
generated on the fly as it is done in the basic iterative AES. 
29 
 
The Block diagram for the Key Expansion of one stage Sub pipelined architecture is shown in 
Figure 10. It consists of an input block similar to that of the Key expansion block for Basic iterative 
design and it has two KeyExpansionMod modules. The KeyExpansionMod modules are similar to that of 
the Basic iterative design. The only difference is that the same hardware is used for all the ten iterations in 
the basic iterative design whereas here we have two different keyExpansionMod modules which share the 
load of ten iterations. The “KeyExapansionMod 1” generates the first five Keys and the 
“KeyExpsnsionMod 2” generates the last five Keys. The entire Key Expansion module generates three set 
of keys for iteration. Two set of keys from the, two “KeyExpansionMod” modules and the third, by 
accumulating the, four 32 bits of outputs of the input block.  
 
 
      
 
 
 
Legends 
 32 bits 
 128 bits 
 
 
 
  
Figure 10: Key Expansion for one stage sub-pipelined AES 
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Figure 11 shows the One stage Sub- pipelined Architecture. This has one stage of registers which act as 
one level of pipelining. 
 
 
 
 
 
 
 
 
 
 
 
 
    Figure 11: One stage Sub-pipelined AES 
 
 Table 7 and Figure 12 shows the timing diagram and the state machine respectively. The state 
machine is exactly same except after the last stage where it moves to stage s14 instead of S8. The control 
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words which are the outputs of the different states of the state machine are shown in Table 8. The control 
word is 8 bits, a bit longer than the earlier architecture. 
 1 2 3 4 5 6 7 8 9 
1
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1
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1
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1
3 
1
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Table 7: Timing Diagram for one stage sub-pipelined AES 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
    
 
 
Figure 12: State Diagram for one stage Sub-pipelined AES 
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States  Data control(Outputs of the State machines )  
S0  Reset stage 0  
S1 0010_0000(32 bits MSB d127-d96) 
S2  0001_0000 (32 bits MSB d95-d64) 
S3 0000_1000 (32 bits MSB d63-d32) 
S4 0000_0100 (32 bits MSB d31-d0) 
S5 0100_0000 (xor) 
S6 0010_0000 (1st iteration) 
S7 0001_0000 (2nd iteration) 
S8 0000_1000 (3rd iteration) 
S9 0000_0100 (4th iteration) 
S10 1100_0000 (5thiteration) 
S11  0010_0000 (6th iteration) 
S12 0001_0000 (7thiteration) (32 bits MSB d127-d96) 
S13 0000_1000 (8thiteration) (32 bits MSB d95-d64) 
S14 000_0100 (9th iteration) (32 bits MSB d63-d32) 
S15 000_0011 (10th iteration)(32 bits o/p MSB O127-O96) (32 bits MSB d31-d0) 
S16 0010_0001(xor)(32 bits o/p MSB O95-O64) 
S17 0001_0001 (32 bits o/p MSB O63-O32)(1st itertaion) 
S18 0000_1001 (32 bits o/p MSB O31-O0)(2nd itertaion) 
 
Table 8: Control word for one stage Sub- Pipelined AES 
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Table 9 describes the post synthesis details of the one stage architecture. It is seen that the throughput 
doubles for almost all the families of FPGA. It is also seen that this increase in the throughput comes at 
the cost of the hardware. The hardware increase is less than two times in all the FPGA families. 
FPGA Utilization (Slices) Frequency(MHz) Throughput (Gbps) 
Virtex xcv800-6 
5115  61.391 1.5716096 
Virtex xcv 300E-8 4304  62.37 1.596672 
Virtex E xcv 812e-8 
5278  76.26 1.952256 
virtex II xc2v2000-5 
4924  104.997 2.6879232 
VirtexII pro 
xc2vp20-7 
4782  148.63 3.804928 
Virtex IV xcv4sx35-
12ff668 
5007  200.814 5.1408384 
 
Table 9: Post Synthesis details for one stage Sub-pipelined AES 
 
Table 10 describes the Post Place and route details of the one stage sub-pipelined AES. It is also seen that 
the numbers Vary by more than 20 % of the Post Synthesis reports. This is due to the limited routing 
resources in the FPGA and huge amount of routing resources used by the design. 
FPGA Utilization (Slices) Frequency(MHz) Throughput (Gbps) 
Virtex xcv800-6 
5871  58.82 1.505792 
Virtex xcv 300E-8 too large 0 0 
Virtex E xcv 812e-8 
6219  66.67 1.706752 
virtex II xc2v2000-5 
7309  100 2.56 
VirtexII pro xc2vp20-
7 
6186  125 3.2 
Virtex IV xcv4sx35-
12ff668 
8518  142.85 3.65696 
Table 10: Post Place and route details for one stage Sub-pipelined AES 
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8. Four Stage Pipelined AES 
This is a further improvement of one -stage sub-pipelined AES. It uses some high level built in 
blocks like the Digital clock manager in Xilinx FPGA. This Architecture is bigger in size as compared to 
the earlier two architectures. This would primarily work in different kinds of FPGA but only if it has a 
component like DCM which would multiply the clock frequency by two. As the name suggests it has four 
levels of pipelining for higher efficiency. It still has the basic pipelining amongst the different blocks. The 
pipelining is only outer which means that still the maximum clock delay is the time taken to complete 
iteration. The high efficiency comes at the cost of more hardware. This needs about five times the 
Hardware required in Basic iterative architecture and about two and half times that of the One -stage sub 
pipelined architecture. It has the through put of about five times that of the basic iterative design. 
This circuit also is generated of the same basic blocks mentioned at the start of this chapter. There 
are four set of registers in the entire data path which determine the depth of the pipelines. The input 
blocks and the Output block which is the PLSHR work on double the frequency. So essentially the data is 
fetched in two clock cycles and similarly the data is routed to the Output port in two cycles, with the 
output being generated at both the clock edges of the primary clock.  The Bottle neck for the maximum 
operable frequency is the Data block and as the input block and the PLSHR circuit doesn’t have too much 
of overhead the entire circuit can still manage to run at the frequency at which the One stage or the Basic 
iterative architecture runs. The ten iterations here are divided equally into two iterations per data block. 
So it effectively has five set of Data blocks. Similarly the Key expansion block also generates six set of 
keys per iteration. The Five keys from the five “KeyExpansionMod” blocks go into the five data blocks 
and the sixth one for the XOR operation which occurs every alternate cycle.  In this case the Latency of 
the circuit is reduced to twelve clock cycles. And a new set of output is generated every alternate cycle.  
The Output lasts for two cycles and hence the end user need not wait for the outputs except for the initial 
latency period. The Key Expansion Block and the architecture are explained in block diagrams in Figure 
11 and figure 12. It does not show the detailed diagram as the blocks are exactly similar to that of the One 
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stage and basic iterative design. After the block diagrams is the timing diagram in figure 13, which shows 
the entire pipelining between the various blocks. This is followed by the state diagram in figure 14 and the 
control word. The state diagram is pretty small as compared to the previous architecture. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Legends   32 bits    128 bits 
    Figure 13: Key Expansion for four stages Pipelined AES  
 
The above figure shows the block diagram of the four stage Pipelined AES. The Key Expansion block has 
five “KeyExpansionMod” modules which generate five set of Keys per iteration. One more Key is 
generated by accumulating the output of the four 32 bits registers of the Input Key Block. All the 
“KeyExpansionMod” are exactly similar. The input key Block is similar to the previous two architectures 
except the clock at which the Input key Block works and it has a t flip-flop which toggles its output and 
      mux 
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acts a one bit counter. This nor-ed with the dcontrol[1] controls the Multiplexor of the 
“KeyExpansionMod” modules. The Frequency of the clock used in Input Block is twice the main clock. 
Hence it just takes two cycles of the system clock to fetch 128 bits of input. This essentially saves two 
clock cycles in the initial latency. 
 
 
 
 
 
 
 
 
 
 
 
          Legends 
                128 bits 
                32 bits 
                      1 bit 
 
 
 
Figure 14: Four stage pipelined AES 
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Figure 14 shows the architectural block diagram of four stage pipelined architecture. It consists of a 
Digital Clock manager, Input block, Key Expansion Block, a PLSHR and five Data Blocks. The expanded 
version of the Data Block is shown in the adjacent box. The Data Block is exactly similar to the earlier 
architectures. The Key Expansion Block sends out six keys which are referred by Keyout[i] where 0< i < 
6. The DCM generates a clk2 which works at double the frequency which is the clock signal for the Input 
Block and the PLSHR. 
a 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 
1                                     
2                                       
3                                         
4                                         
Legends 
 InputBlock    Data Block1  Data Block 2 
  
 Data block 3    Data block 4   Data Block 5 
      Output Block  
Table 11: Timing Diagram for four stage Pipelined AES 
 
Table 10 shows the timing diagram for the four stage pipelined AES. It is seen that the Initial latency has 
decreased to twelve clock cycles and also that the output is continuous.  The only change that is not 
evident from the timing diagram is that the Input Block and Output block works on the clk generated from 
the DCM, which is double the original clock. Figure 13 shows the State Diagram for the 4 stage Pipelined 
architecture. The state machine has just three states. One of them is the reset stage or the initializing state 
and the state machine moves from state S1 to S2 and keeps moving between the two states. The control 
word is also only two bits which are used for controlling the Key Expansion and Data blocks. 
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Figure 15: State Diagram of four stage AES 
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V. AES Decryption 
The Cipher transformation explained in chapter III can be inverted to produce the Inverse Cipher 
which is the Decryption [1]. The key Expansion remains the same for Encryption and Decryption if the 
data is decrypted by the Inverse Cipher [1]. The AES encrypted data can be decrypted  by an equivalent 
Inverse Cipher in which the transformation used is in the same sequence of the cipher whereas the 
sequence of transformation in the Key expansion changes. The equivalent inverse cipher is beyond the 
scope of this document. The Decryption generates the Plain text from the Cipher text. It also operates on 
128 bits of Cipher text which is the output of the Cipher and uses the Key which is generated at the last 
iteration of the Cipher. The transformations used are    
1. Inverse shift rows 
2. Inverse Sub bytes Transformation 
3. Inverse Mix Column transformation 
4. Add round key Transformation 
The pseudo code for the Inverse Cipher is 
 State Inverse AES (State, KEY) 
{ 
 Key Expansion; 
 Add round key; 
 Loop Nr  -1 times: 
begin 
       Inverse shift rows; 
       Inverse Sub bytes transformation; 
       Inverse Mix Column Transformation; 
       Add round Key transformation;   
  end 
 Inverse shift rows; 
 Inverse Sub bytes transformation; 
 Add round Key transformation; 
} 
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1. Inverse Shift Rows 
The Inverse Shift Rows is exactly opposite of the row transformation operation in the Cipher. The 
bytes in the last three rows are cyclically right shifted. The first row i.e. row[0] is not shifted, whereas the 
row[1], row[2], row[3] are rotated by 1, 2 and 3 bytes respectively. This can be diagrammatically shown 
as in figure 14. 
 
 
 
 
 
  A        A` 
 
 
 
Figure 16: Inverse Row Shifting 
 
2. Inverse Sub Bytes Transformation 
Inverse sub bytes transformation is the inverse of the Sub bytes transformation performed in the 
Cipher. This is generated by applying the Inverse of the affine transformation followed by taking the 
multiplicative inverse in G.F (2
8
).The inverse Sub bytes transformation can be formulated in the table 
shown below. The table is the exact inverse of the Table 2. The s- box transform of (00)h is (63)h and the 
d15 d11 d7 d3 
d14 d10 d6 d2 
d13 d9 d5 d1 
d12 d8 d4 d0 
d15 d11 d7 d3 
d2 d14 d10 d6 
d5 d1 d13 d9 
d8 d4 d0 d12 
A        B         C      D 
Inverse Row Shift 
A`        B`      C`    D` 
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Inverse S-box of (63)h is (00)h . All the Numbers in the table are in Hexadecimal format. This Inverse S-
box can also be implemented as a Ram Block in the FPGA. 
  0 1 2 3 4 5 6 7 8 9 a b c d e f 
0 52 09  6a   d5  30 36  a5  38  bf  40  a3   9e  81  f3   d7   fb 
1 7c  e3  39 82  9b  2f   ff  87 34  8e  43 44 c4   de   e9   cb 
2 54 7b  94 32 a6  c2  23 3d  ee  4c 95  0b  42 fa  c3  4e 
3 08 2e  a1 66 28 d9  24 b2  76  5b  a2 49 6d  8b  d1  25 
4 72 f8  f6  64 86 68 98 16 d4  a4  5c  cc  5d 65  b6  92 
5 6c  70 48 50  fd  ed  b9  da  5e  15 46 57 a7  8d  9d 84 
6 90  d8  ab  0 8c  bc  d3  0a  f7  e4 58 05 b8  b3  45 06 
7 d0  2c  1e  8f  ca  3f  0f  02 c1  af  bd 03 01 13  8a  6b 
8 3a  91 11 41 4f 67 dc  ea  97  f2  cf  ce  f0  b4  e6  73 
9 96 ac  74 22 e7  ad  35 85 e2  f9 37 e8  1c  75 df  6e 
a 47  f1  1a 71 1d  29  c5 89 6f  b7 62  0e  aa  18 be  1b 
b fc 56  3e  4b  c6  d2  79 20 9a  db  c0  fe 78 cd  5a  f4 
c 1f  dd  a8  33 88 07 c7 31 b1  12 10 59 27 80  ec  5f 
d 60 51 7f  a9  19  b5  4a  0d  2d  e5  7a  9f 93  c9  9c  ef 
e a0  e0  3b  4d  ae  2a  f5  b0  c8  eb  bb  3c  83 53 99 61 
f 17  2b 04 7e  ba 77  d6  26 e1 69 14 63 55 21  0c  7d 
 
Table 12: Inverse Sub bytes Transformation 
 
3. Inverse Mix Column Transformation 
The Inverse Mix Column transformation is the inverse of the Mix column transformation. This also 
operates on a column of data as the Mix column. The column is considered as a four term polynomial and 
multiplied by the inverse of the polynomial shown in equation: 5 which is equation: 6.The equation 6 is 
rewritten below: 
a
-1
(x) = {0b} x
3
+ {0d} x
2
 + {09} x + {0e}  
The inverse Mix column transformation can be expressed in the matrix form as 
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d`(x) =@A{0b} + {0d}  + {09}  + {0e} ) ⊗ b(x) 
      d`0  0e 0b 0d 09  b0 
  d`1 = 09 0e 0b 0d  b1 
  d`2  0d 09 0e 0b  b2 
  d`3  0b 0d 09 0e  b3 
 
The above Matrix expression is expanded and each of the term is a polynomial over the G.F (2
8
) and 
modulo x
4
+ 1. 
4. Add round key Transformation 
 The Add round key is exactly same as the Add round key of the cipher. This remains the same 
as the XOR operation is the Inverse of itself. 
The architecture for the Decryption module is exactly similar to the encryption module. There are three 
different architectures based on the physical size and the speed at which the decrypt-or modules work. 
The Key Expansion remains similar to that of the encryption module. The basic modules that constitute 
are  
1. Input Block 
2. Key Expansion 
3. Inverse Data block 
4. PLSHR(Output block) 
5. Controller. 
The Input block, Key Expansion, PLSHR and the Controller remains the same the only block that changes 
is the Data Block. The transformations that occur inside the Inverse Data block are the Inverse of the 
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transformation described in chapter IV, section 5. To illustrate the similarity of the Decryption Module 
the architectural flow diagram of the Basic iterative architecture for decryption is shown below. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 17: Basic iterative architecture of AES (Decryption) 
 
The box with dot lines represents the Inverse data block which is expanded as shown in Figure 18. The 
Data block and the inverse Data block have similar architecture except that all the transformations are 
inverted. 
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Figure 18: Inverse Data Block 
 
The above three architectures are also implemented in the same set of FPGA families and their 
performance are evaluated. The Decryption module always needed 15 % more hardware as compared to 
their corresponding Encryption module. The Inverse mix column transformation is bigger than the mix 
column transformation. The Inverse Mix column Operation was also slower as compared to the Mix 
column transformation and hence it slowed down the throughput of the Decryption module. The timing 
diagram also remains the same and so does the latency of the circuits. The throughput of the circuit 
changes as the maximum operable frequency of the architecture changes and is shown in the subsequent 
tables. The Post synthesis report and the Post Place and route report of the basic iterative design and one 
stage Sub-pipelined AES Decryption module is formulated in the Tables 13, 14, 15 and 16.  
Inverse row 
transformation 
Inverse S-box 
Inverse mix 
Column 
mux 
128 bit reg 
     mux 1 0 
1 0 
Dcontrol[6] 
Dcontrol[1] 
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FPGA Utilization (Slices) Frequency(MHz) 
Throughput 
(Gbps) 
Virtex xcv800-6 2971  
59 0.686545455 
Virtex xcv 300e-8 2479  72.03 0.838167273 
Virtex E xcv 812e-
8 
2479  
72.03 0.838167273 
Virtex II xc2v2000-
5 
2647  
128.345 1.493469091 
VirtexII pro 
xc2vp20-7 
2589  
165.735 1.928552727 
Virtex IV 
xcv4sx35-12ff668 
2813  
178.298 2.074740364 
 
Table 13: Post Synthesis report of basic Iterative AES, Decryption 
 
Table 14 represents the Post place and route report for basic iterative AES for Decryption. 
 
 
 
 
 
 
 
Table 14: Post Place and route report of basic Iterative AES, Decryption 
 
The throughput of the basic iterative design for encryption decreases to about 2 Gbps as compared to 
2.3Gbps for the encryption. The device utilization also increases from 2587 Slices to 2813 slices. A 
similar set of table is shown below for the 1 stage sub pipelined architecture for decryption. 
 
FPGA Utilization (Slices) Frequency(MHz) 
Throughput 
(Gbps) 
Virtex xcv800-6 3078  
55.556 0.646469818 
Virtex xcv 300e-8 2597  66.67 0.775796364 
Virtex E xcv 
812e-8 
2597  66.67 0.775796364 
Virtex II 
xc2v2000-5 
3077  100 1.163636364 
VirtexII pro 
xc2vp20-7 
3008  117.6 1.368436364 
Virtex IV 
xcv4sx35-12ff668 
3254  125 1.454545455 
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FPGA Utilization (Slices) Frequency (MHz) 
Throughput 
(Gbps) 
Virtex xcv800-6 4875  44.1 1.12896 
Virtex xcv 300e-8 4762  58.224 1.490534 
Virtex E xcv 812e-
8 
5045   61.286 1.568921 
Virtex II xc2v2000-
5 
4605  108.161 2.768921 
VirtexII pro 
xc2vp20-7 
4968  122.48 3.13548 
Virtex IV 
xcv4sx35-12ff668 
5255  156.459 4.00535 
    
Table 15: Post Synthesis report for one stage Sub-pipelined AES 
 
 
 
 
Table 16: Post Place and route report for one stage Sub-pipelined AES 
 
The above tables describe the Post synthesis and Post Place and route of the Basic iterative and one stage 
sub pipelined architecture. All the above designs are compared with the Encryption versions and put in a 
graph diagram shown in figure 19. First the Device utilization of the post Synthesis implementations of 
the Encryption and Decryption modules are shown in the chart below.  
 
FPGA Utilization (Slices) Frequency (MHz) 
Throughput 
(Gbps) 
Virtex xcv800-6 5103  43.4 1.11104 
Virtex xcv 300e-8 Too large Too large Too large 
Virtex E xcv 812e-
8 
5378   58.8 1.50528 
Virtex II xc2v2000-
5 
5266   90.9 2.32704 
VirtexII pro 
xc2vp20-7 
5877  83.33 2.1332481 
Virtex IV 
xcv4sx35-12ff668 
2587  125 3.2 
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xc4vsx35-12ff668 
Encryption module 
(Slices) 
Decryption module 
(Slices) 
Basic iterative AES 2587 2813 
One stage sub pipelined AES 5007 5255 
Four stage Pipelined AES 9888 10243 
 
Table 17: tabular comparison for the Slice counts of Encryption and Decryption modules 
 
 
Figure19: Graphical comparision for the Slice counts of the  Encryption and Decryption modules 
 
It is observed that the Decryption module occupies about 10 to15 % more area than its corresponding 
Encryption modules which can be seen in the Table 17 and Figure 19. Further, a similar comparison of 
the Throughput is done in Table 18 and Figure 20. 
xc4vsx35-12ff668 Decryption module (Mbps) Encryption module (Mbps) 
Basic iterative AES 2074.74 2315.275 
One stage sub pipelined AES 4005.35 5140.83 
Four stage Pipelined AES 6945.67 7230.08 
   
Table 18: Throughput of the Encryption and Decryption modules 
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Figure 20: Graphical comparison of the Throughput in Mbps for the Encryption and Decryption modules 
 
It can be seen from the Table and the bar graph that the variation in the throughput can be as big as 25 %. 
The Decryption modules gets slower as it grows in Size. 
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VI. Testing and Comparison  
 
Testing in general can be defined as a process which identifies how well something works. In 
hardware or software, testing is used as checkpoints to determine whether the objective of the design is 
met. The AES design mentioned in the above chapters is developed and tested adhering to the Xilinx ISE 
design flow. The tools primarily used are the Xilinx ISE and ModelSim for simulation, Synthesis and 
implementation. The Microsoft Visual Studio is also used to develop a C module for the AES to cross 
check the results from the simulation results. For most of testing the Test vectors from the [1] is used. 
Figure 21 shows the design flow implemented. This shows testing at various stages of the design. Initially 
the Behavioral testing once the Design entry or the Coding part is done, then the Post place and route 
simulation and after the circuit is implemented the On-chip verification. 
  For the AES design, a software model of the AES algorithm was initially developed in C which 
would read a binary text file and then output the encoded bit stream into another binary text file. The 
same piece of code also decoded the encrypted data to plain text. This C code serves as a check for 
validating the behavioral output generated from the Simulation of the design. Once the results from the C 
code matches with the results in the behavioral simulation the design is further synthesized and checked 
for behavioral simulation again.. The Design is then implemented in a FPGA. The Xilinx Virtex IV 
Xtreme development kit was used for verifying the designs. The design is then placed and routed on a 
virtual Virtex IV FPGA. The static timing analysis of the design is done and checked for any timing 
violations. IF any violations, then the design entry is changed to rectify the violations and the above 
process is repeated. After the static timing analysis the back annotated results is compared with the 
Simulated and the C code. Further the bit stream is generated through the Xilinx ISE editor. This bit 
stream programs the FPGA and the design inside the FPGA is tested using CHIPSCOPE PRO. All the 
above steps are described in detail in the further sections. 
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Figure 21: FPGA Design Flow 
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1. Design Entry 
 The design entry for this project is basically the verilog codes for the AES. The top level module 
for the design is called aes123.v. The design is further divided into 3 parts. The datasegment.v, the 
Keysegmentcontrol.v and the datacontrol.v. The data segment consists of Inputbuff.v, datablock.v and 
Output block which is plshr.v verilog files. The data block contains four sbox4.v which has four sbox 
modules. It also has a separate mix column module. The Keysegmentcontrol.v is composed of Inputbuff.v 
and keyexpansionmod.v which consists of four sbox.v. The coding hierarchy is shown in figure 22. The 
one stage sub-pipelined AES also consists of the same basic building blocks. 
 
 
 
 
 
 
         
 
 
   
 
 
 
 
Figure 22: Hierarchy and dependency of the code 
aes123.v 
datacontrol.v Datasegment.v Keysegmentcontrol.v 
Sbox.v 
Keyexpansionmod.v Inputbuff.v Datablock.v Plshr.v Inputbuffkey.v 
columnmix.v 
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Sbox.v 
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The aes123.v module is the top level module. The behavioral simulation of the output generated from the 
top level module is cross checked with the output of the C- code with similar inputs. Figure 23 shows the 
simulation results of the Basic iterative design of Encryption. The simulation image is from the ModelSim 
simulator. The dataencrypted pin goes high to indicate that the output is ready at the dataout pin. 
 
Figure 23: Simulation of Basic iterative AES (Encryption) 
 
Similarly the Simulation of Basic iterative design of Decryption is shown in figure 24. The datadecrypted 
pin indicates that the data is decrypted.  
 
 
Figure 24: Simulation of basic iterative AES (Decryption) 
Simulation results of the Encryption and Decryption module for the one stage sub-pipelined AES is 
shown in figure 25 and 26.  
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Figure 25: Simulation of one stage sub pipelined AES (Encryption) 
 
 
Figure 26: Simulation of one stage sub pipelined AES (Decryption) 
 
It is seen that the Encryption and Decryption have almost the same pins and also the timing diagram is 
similar.  After the one stage sub pipelined AES, the four staged pipelined AES is shown in Figure 27 and 
Figure 28. Figure 27 shows the simulation of Encryption module and Figure 28 shows the simulation of 
the Decryption module. 
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 Figure 27: Simulation of Four stage pipelined AES (Encryption) 
2. Design Synthesis and Implementation 
 The design is synthesized and implemented using Xilinx ISE. Once the design is placed and 
routed, the Post placed and routed design is simulated and the Output is cross checked with outputs after 
the simulation and the output from the C code. The same process is repeated for all the architectures of 
both the encryption and the Decryption module. The implementation is constrained for the maximum 
speed. 
3. In Circuit verification 
After the implementation of the Design a bit stream is generated. This bit stream programs the FPGA and 
makes the FPGA work as the AES. The circuit at this stage is again verified by using CHIPSCOPE PRO.  
To test the circuit is CHIPSCOPE PRO three additional cores are generated. The Integrated Controller 
(ICON), Integrated Logic Analyzer (ILA) and the Virtual Input Output (VIO). These modules along with 
the top level module are wrapped using a wrapper module which acts as the new top level module of the 
design. The wrapper has all the inputs that it needs from the outside of the FPGA, in this case the clk. The 
circuit is synthesized and the bit stream is generated. This bit stream is used to program the FPGA. The 
Output is viewed and captured using the CHIPSCOPE PRO ANALYZER and verified using the C- code. 
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Figure 29 shows the online verification of basic iterative design. The data input to the encryption 
module is (0000_0000_0000_0000_0000_0000_0000_0000) h and the key is also 
(0000_0000_0000_0000_0000_0000_0000_0000)h. The above data is encrypted to 
(66E9_4BD4_EF8A_2C3B_884C_FA59_CA34_2B2B) h. The encrypted data is also verified by the AES 
algorithm implemented in C. The image from the Chipscope pro Analyzer is shown in the figure below. 
 
Figure 28: Online verification of basic iterative AES (Encryption) 
 
Similarly the same data is sent as the input to the decryption module and the output is captured using the 
Chipscope pro Analyzer and the basic iterative AES (decryption) is also verified. Figure 30 shows the 
online verification of Basic iterative AES (decryption). 
 
Figure 29: Online verification of basic iterative AES (Decryption) 
Figure 31 and Figure 32 show the images from the Chipscope Pro Analyzer for the one stage sub-
pipelined encryption and decryption modules respectively. The input to the encryption and decryption 
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module is the same as that of the basic iterative design. The dataencrypted and datadecrypted pin when at 
logic ‘1’ indicates that the data is encrypted or decrypted. The timing diagram of the Chipscope Pro 
Analyzer is exactly similar to that of the simulated waveforms.  
 
 
Figure 30: Online verification of one stage sub pipelined AES (Encryption) 
 
 
 
 
  
 
Figure 31: Online verification of one stage sub pipelined AES (Decryption) 
Comparison 
 All the three architectures were implemented in Xilinx Virtex IV and their performance were 
evaluated. The basic iterative design gave a throughput of 2.3 Gbps. The One stage sub-pipelined 
architecture gave a throughput of 5.14 Gbps. The throughput for the four stage pipelined architecture was 
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7.23 Gbps. The utilization of the architectures was 2587, 5007 and 9888 slices for the Basic iterative, one 
stage and the four stages design respectively. Table 11 describes these details in tabular format and table 
12 in a chart. 
xc4vsx35-12ff668 Slice count Throughput (Mbps) 
Operable frequency 
(MHz) 
Basic iterative AES 2587 2315 198.969 
One stage sub 
pipelined AES 
5007 5140 200.8 
Four stage Pipelined 
AES 
9888 7230 112.97 
 
Table 19: comparison of AES 
 
Figure 32: comparison of AES by Bar chart 
 
There are plenty of Implementation of AES in the literature.  The High speed implementation of 
AES can be divided into two main kind of architectures. The First being the iterative approach for 
implementation and the second being the loop unrolling kinnd of architectures. The iterative approach can 
be opearted in both feedback and non feedback modes of operation, whereas the loop unrolling kind of 
architectures can be operated only in non feedback mode. The architecture with loop unrolling approach 
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tend to have higher efficiency in the range of about 20Gbps. The first iterative kind of approach tend to 
have less efficiency in the range of 5 Gbps. The architectures described in this document are more similar 
to the iterative approach.  
Uinversity of Lethbridge[13] proposed a three stage sub pipelined architecture which is the first 
entry in the Table 20. The forte for this architecture is that it includes both encryption and decryption.The 
architecture is divided into the data module, the key genrator module and the input/output module. The 
important block which implements the AES algorithm is the data module. The S – box implemented is 
based on the combinational circuit proposed by J. Wolkerstorfer et al. [14]. The column mixing is based 
on their own architecture put forth in [15]. The Key generator module also has 3 stages of pipelining and 
generates the same key for three consecutive cycles. The same architecture can also be extended to 192 
and 256 bit key AES. The encoding rate is 1.57 Gbps and the latency is 30 cycles for 3 blocks of 128 bit 
key. 
George Mason University [4][10] came up with four different architectures for encryption 
algorithms on the basis of which they compared the efficiency of various encryption algorithms. The first 
one being the iterative kind of design, the second being the one with inner round of pipelining, the third, 
which is a partial mix of inner and outer pipelining and the fourth which is full mixed inner and outer 
pipelining. They initially build a basic iterative kind of design and its speed and area are determined [4]. 
The optimum number of pipeline inside one round of cipher is determined. Inserting registers inside 
Cipher round increases the Throughput at the cost of some marginal circuit area. It also Increases the 
Latency of the circuit. Once the optimum number of inner stage pipelining is determined then the loops 
are unrolled depending on the available area. Thus they come up with a nice architecture where the 
Efficiency can be optimized for a particular Family of reconfigurable device. Again if the device is 
changed the optimum level of inner registers needs to be calculated and the corresponding architecture 
needs to be changed. The basic iterative design produced an efficiency of 521 Mbps and the three stage 
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inner pipelined architecture which was considered to be the optimum with respect to the area and 
throughput ratio encoded at 888 Mbps. 
Elbirt et al[3] says that two stage loop unrolling optimized for speed was found to yeild the 
Highest throughput and the iterative architectures performance was within 10% of the two stage loop 
unrolling [3]. It was also observed that S-box is the only transformation which utilises maximum 
hardware as compared to other transformation. Each Rijndael round requires 16 copies of the S-box and 
each S-box is implemented by a eight bit to eight bit look up table. So additional Pipeline substage was 
introduced to separate it from the rest of the circuit. These architectures were Pipeleined completely but it 
did not have the Key scheduling module or the decryption modules. It states that the throughput of AES is 
best when it works in Feedback mode. This gives the efficiency of 1.97Gbps. 
Mcloone et al[5] implements ten stage of pipelined AES. This implementation is based on the 
Electronic code book mode. The Electronic code book modes are considered to be less secure than the 
other modes but this provides high throughput. This implements the s-box  in the look up tables as it is 
proved to be faster than other implemntations which involve the implementation of multiplicative inverse 
and affine trasnformation[5]. It is implemented as a block ram. So the implementation utilizes 80 Blocks 
of ram. It includes the Key scheduling module which  again includes 20 block rams for the S- box 
implentation. The Mcloone implementation utilizes large circuit area.  
Dandalis et al[9] is another paper in literature which compares the Implementation of various 
AES finalists implementation in Hardware. It implements AES with 128 bits key. It has key scheduling as 
a part of the implementation. The S-box implementation is also Lut based. The key scheduling utilizes 
about 24% of the entire utilized area for the implementation. It combines fine grain parallelism and Lut 
based implementations of the operations. The area utilization of the circuit is 5673 slices and the effective 
throughput is   353 Mbps. 
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Table 20 comapres the efficiency of the archietectures described in chapter III and Chapter IV 
with the existing implementations in the literature. 
 
Basic iterative AES 
One stage sub 
pipelined AES 
Design Device 
Area 
(Slices) 
Throughput 
(Mbps) 
Area 
(Slices) 
Throughput 
(Mbps) 
Area 
(Slices) 
Throughput 
(Mbps) 
University 
of 
Leathbridge 
[13] 
xc2v200
0 2052 1500 2591 1221.8 4924 2560 
George 
Mason 
Basic[4][10] xcv1000 
1228 , 18 
block rams 521 2786 684.45 5115 1505.7 
George 
Mason 
Basic[4][10] xcv300e 
986 , 18 
block rams 743 2711 896 4304 1596 
George 
Mason 
3stage 
[4][10] xcv1000 
2398 , 18 
block rams 888 2786 771 5115 1505.7 
Elbirt et 
al[3] xcv1000 10992 1940 2786 771 5115 1505.7 
Gaj et al[4] xcv1000 2902 331 2786 771 5115 1505.7 
Dandalis et 
al[9] xcv1000 5673 353 2786 771 5115 1505.7 
Mcloone et 
al[5] xcv812e 6956 3100 2834 965.8 5278 1952 
 
Table 20: Comparison of similar implementation AES 
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Figure 33: Bar graph comparison of the similar implementation in Xilinx xcv1000 FPGA 
 
There are plenty of faster implementations of AES which work at about 20 Gbps based on the loop 
unrolling architecture [11],[12],[13]. Few modifications in the architectures mentioned above and an inner 
round of pipe-ling in the Four stage pipelined architecture can produce an efficiency of more than 20Gbps 
which comprises the future work of this thesis. 
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VII. Conclusion and Future works 
 
Based on the analysis and study of various FPGA based implementations of AES [3], 
[4],[5],[10],[13],[14], the Basic iterative AES is implemented based on the iterative approach for 
cryptographic algorithms. The architecture is similar to [4], [10] and it tries to better the efficiency in 
terms of speed. The S- box which forms the Bulk of the logic is implemented as combinational memory 
blocks similar to [4]. The row transformation is the rerouting of the data and thereby needs no additional 
logic cells. The matrix multiplication is implemented by simple shift method. The circuit is designed, 
synthesized and implemented in Virtex IV family of FPGA. The performance of this architecture is 
compared to similar kind of architecture. The circuit encodes at 684 Mbps as compared to the 
implementation in [10], [4] which works at 521 Mbps in the same family of FPGA device. The 
Encryption module encrypts data at two Gbps in Virtex IV.  
The basic iterative AES architecture is further extended to one stage Sub-pipelined AES which 
implements a single stage pipelined with the Duplication of the AES core data block. This idea is based 
on the concepts and results deduced from [3]. It was found that the circuit produced optimum results with 
two data blocks. This still adheres to the iterative kind of approach where one iteration consumes one 
clock cycle. This type of pipelining is referred to as Outer pipelining. This circuit is also synthesized and 
implemented in Virtex IV family of FPGA. The Encryption module gives a throughput of 3.7 Gbps. The 
drawbacks of few other implementations which lacked the Key Scheduling were taken care of by the 
implementation of a Key Expansion module which generated the Key on the fly. The basic iterative AES 
and the one stage sub pipelined AES have a latency of fourteen Clock cycles. But this circuit could accept 
new set of Data only after ten cycles for basic iterative AES and five cycles for one stage sub pipelined 
AES. To address this issue, the one stage is further extended to four staged pipelined AES to make the 
circuit completely pipelined. Here the loop is unrolled Five times and the latency is also decreased to 
twelve clock cycles. But in the process the size of the circuit becomes large and the operating frequency 
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of the circuit comes down. The effective throughput that it reaches is 7.2 Gbps based on the synthesis 
report. So the architecture discussed in this thesis document gives an efficient architecture for basic 
iterative design and also one stage Sub pipelined architecture but when extended to higher Pipelined 
stages the circuit slows down considerably.  
 
Future Works 
Future work includes addition of inner pipelined architecture in the one stage and the four staged 
pipelined AES so that the throughput is increased and comparable to the fully pipelined loop unrolled 
architectures. The Encryption and the Decryption modules can be combined together in a single module. 
A partial reconfiguration for the sharing of the common blocks would also be a great asset to the existing 
architecture. This implementation can use the common blocks and also try to implement the Mix Columns 
and Inverse mix column using the same hardware. Further optimization or new architectures for S-box 
and Inverse Mix Columns can also improve the performance. In the present architecture the data 
transformation does not start until the 128 bits of the Input are accumulated for the first set of data. Proper 
usage of this idle time can also help in increasing the performance. Support for 192 and 256 bit key can 
also be considered for the future improvements of this design. 
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